
12
Maxim Integrated
24-Bit, Single-Channel, Ultra-Low-Power, Delta
Sigma ADC with 2-Wire Serial Interface
MAX11202
Figure 5. Timing Diagram for Sleep Mode Activation Followed by Self-Calibration at Wake-Up
Figure 4. Timing Diagram for Data Read Followed by Sleep Mode Activation; Single Conversion Timing
SLEEP
MODE
12
3
24
25
26
CONVERSION IS DONE
DATA IS AVAILABLE
t12
t10
DEVICE ENTERS
SLEEP MODE
DEVICE EXITS OUT SLEEP MODE
AND STARTS CALIBRATION
D0
RDY/DOUT
D23
D22
D23
D22
SCLK
CONVERSION IS DONE
DATA IS AVAILABLE AFTER CALIBRATION
25TH SCLK PULLS RDY/DOUT HIGH
SLEEP
MODE
12
3
24
CONVERSION IS DONE
DATA IS AVAILABLE
t9
t11
t10
DEVICE ENTERS
SLEEP MODE
DEVICE EXITS OUT
SLEEP MODE
D0
RDY/DOUT
D23
D22
D23
D22
SCLK
CONVERSION IS DONE
DATA IS AVAILABLE